Skip to content

Commit 39a7742

Browse files
committed
config: set L1d core count to 1
1 parent 86379fa commit 39a7742

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

timing.cfg

+1-2
Original file line numberDiff line numberDiff line change
@@ -78,7 +78,7 @@ flexus.set "-uarch:fpSqrtOpPipelineResetTime" "5" # "Number
7878

7979
# L1d: Cache
8080
flexus.set "-L1d:bsize" "64" # "Block size" (BlockSize)
81-
flexus.set "-L1d:cores" "0"
81+
flexus.set "-L1d:cores" "1"
8282
#flexus.set "-L1d:ports" "2" # "Number of ports on data and tag arrays" (Ports)
8383
#flexus.set "-L1d:banks" "1" # "number of banks on the data and tag arrays" (Banks)
8484
#flexus.set "-L1d:tag_lat" "1" # "Total latency of tag pipeline" (TagLatency)
@@ -169,7 +169,6 @@ flexus.set "-memory-map:write_page_map" "1" # "Write p
169169
flexus.set "-memory-map:page_map" "0" # "Load Page Map on start" (ReadPageMap)
170170

171171
# mmu: MMU
172-
flexus.set "-mmu:cores" "1" # "Number of cores" (Cores)
173172
flexus.set "-mmu:itlb_set" "1" # "Set of the Instruction TLB"
174173
flexus.set "-mmu:itlb_assoc" "64" # "Associativity of the Instruction TLB"
175174
flexus.set "-mmu:dtlb_set" "1" # "Set of the Data TLB"

0 commit comments

Comments
 (0)