@@ -2780,7 +2780,7 @@ static void gen_lq(DisasContext *ctx)
2780
2780
hi = cpu_gpr [rd ];
2781
2781
2782
2782
if (tb_cflags (ctx -> base .tb ) & CF_PARALLEL ) {
2783
- if ( HAVE_ATOMIC128 ) {
2783
+ #ifdef HAVE_ATOMIC128
2784
2784
TCGv_i32 oi = tcg_temp_new_i32 (tcg_ctx );
2785
2785
if (ctx -> le_mode ) {
2786
2786
tcg_gen_movi_i32 (tcg_ctx , oi , make_memop_idx (MO_LEQ , ctx -> mem_idx ));
@@ -2791,11 +2791,11 @@ static void gen_lq(DisasContext *ctx)
2791
2791
}
2792
2792
tcg_temp_free_i32 (tcg_ctx , oi );
2793
2793
tcg_gen_ld_i64 (tcg_ctx , hi , tcg_ctx -> cpu_env , offsetof(CPUPPCState , retxh ));
2794
- } else {
2794
+ # else
2795
2795
/* Restart with exclusive lock. */
2796
2796
gen_helper_exit_atomic (tcg_ctx , tcg_ctx -> cpu_env );
2797
2797
ctx -> base .is_jmp = DISAS_NORETURN ;
2798
- }
2798
+ #endif
2799
2799
} else if (ctx -> le_mode ) {
2800
2800
tcg_gen_qemu_ld_i64 (tcg_ctx , lo , EA , ctx -> mem_idx , MO_LEQ );
2801
2801
gen_addr_add (ctx , EA , EA , 8 );
@@ -2958,7 +2958,7 @@ static void gen_std(DisasContext *ctx)
2958
2958
hi = cpu_gpr [rs ];
2959
2959
2960
2960
if (tb_cflags (ctx -> base .tb ) & CF_PARALLEL ) {
2961
- if ( HAVE_ATOMIC128 ) {
2961
+ #ifdef HAVE_ATOMIC128
2962
2962
TCGv_i32 oi = tcg_temp_new_i32 (tcg_ctx );
2963
2963
if (ctx -> le_mode ) {
2964
2964
tcg_gen_movi_i32 (tcg_ctx , oi , make_memop_idx (MO_LEQ , ctx -> mem_idx ));
@@ -2968,11 +2968,11 @@ static void gen_std(DisasContext *ctx)
2968
2968
gen_helper_stq_be_parallel (tcg_ctx , tcg_ctx -> cpu_env , EA , lo , hi , oi );
2969
2969
}
2970
2970
tcg_temp_free_i32 (tcg_ctx , oi );
2971
- } else {
2971
+ # else
2972
2972
/* Restart with exclusive lock. */
2973
2973
gen_helper_exit_atomic (tcg_ctx , tcg_ctx -> cpu_env );
2974
2974
ctx -> base .is_jmp = DISAS_NORETURN ;
2975
- }
2975
+ #endif
2976
2976
} else if (ctx -> le_mode ) {
2977
2977
tcg_gen_qemu_st_i64 (tcg_ctx , lo , EA , ctx -> mem_idx , MO_LEQ );
2978
2978
gen_addr_add (ctx , EA , EA , 8 );
@@ -3574,7 +3574,7 @@ static void gen_lqarx(DisasContext *ctx)
3574
3574
hi = cpu_gpr [rd ];
3575
3575
3576
3576
if (tb_cflags (ctx -> base .tb ) & CF_PARALLEL ) {
3577
- if ( HAVE_ATOMIC128 ) {
3577
+ #ifdef HAVE_ATOMIC128
3578
3578
TCGv_i32 oi = tcg_temp_new_i32 (tcg_ctx );
3579
3579
if (ctx -> le_mode ) {
3580
3580
tcg_gen_movi_i32 (tcg_ctx , oi , make_memop_idx (MO_LEQ | MO_ALIGN_16 ,
@@ -3587,13 +3587,13 @@ static void gen_lqarx(DisasContext *ctx)
3587
3587
}
3588
3588
tcg_temp_free_i32 (tcg_ctx , oi );
3589
3589
tcg_gen_ld_i64 (tcg_ctx , hi , tcg_ctx -> cpu_env , offsetof(CPUPPCState , retxh ));
3590
- } else {
3590
+ # else
3591
3591
/* Restart with exclusive lock. */
3592
3592
gen_helper_exit_atomic (tcg_ctx , tcg_ctx -> cpu_env );
3593
3593
ctx -> base .is_jmp = DISAS_NORETURN ;
3594
3594
tcg_temp_free (tcg_ctx , EA );
3595
3595
return ;
3596
- }
3596
+ #endif
3597
3597
} else if (ctx -> le_mode ) {
3598
3598
tcg_gen_qemu_ld_i64 (tcg_ctx , lo , EA , ctx -> mem_idx , MO_LEQ | MO_ALIGN_16 );
3599
3599
tcg_gen_mov_tl (tcg_ctx , cpu_reserve , EA );
@@ -3632,7 +3632,7 @@ static void gen_stqcx_(DisasContext *ctx)
3632
3632
hi = cpu_gpr [rs ];
3633
3633
3634
3634
if (tb_cflags (ctx -> base .tb ) & CF_PARALLEL ) {
3635
- if ( HAVE_CMPXCHG128 ) {
3635
+ #ifdef HAVE_CMPXCHG128
3636
3636
TCGv_i32 oi = tcg_const_i32 (tcg_ctx , DEF_MEMOP (MO_Q ) | MO_ALIGN_16 );
3637
3637
if (ctx -> le_mode ) {
3638
3638
gen_helper_stqcx_le_parallel (tcg_ctx , cpu_crf [0 ], tcg_ctx -> cpu_env ,
@@ -3642,11 +3642,11 @@ static void gen_stqcx_(DisasContext *ctx)
3642
3642
EA , lo , hi , oi );
3643
3643
}
3644
3644
tcg_temp_free_i32 (tcg_ctx , oi );
3645
- } else {
3645
+ # else
3646
3646
/* Restart with exclusive lock. */
3647
3647
gen_helper_exit_atomic (tcg_ctx , tcg_ctx -> cpu_env );
3648
3648
ctx -> base .is_jmp = DISAS_NORETURN ;
3649
- }
3649
+ #endif
3650
3650
tcg_temp_free (tcg_ctx , EA );
3651
3651
} else {
3652
3652
TCGLabel * lab_fail = gen_new_label (tcg_ctx );
0 commit comments