@@ -719,6 +719,11 @@ def __ctl_w_1_arg(self, ctl, val, ctp):
719
719
arg = ctp (val )
720
720
self .ctl (self .__ctl_w (ctl , 1 ), arg )
721
721
722
+ def __ctl_w_2_arg (self , ctl , val1 , val2 , ctp1 , ctp2 ):
723
+ arg1 = ctp1 (val1 )
724
+ arg2 = ctp2 (val2 )
725
+ self .ctl (self .__ctl_w (ctl , 2 ), arg1 , arg2 )
726
+
722
727
def __ctl_rw_1_1_arg (self , ctl , val , ctp1 , ctp2 ):
723
728
arg1 = ctp1 (val )
724
729
arg2 = ctp2 ()
@@ -764,8 +769,8 @@ def ctl_get_cpu_model(self):
764
769
def ctl_set_cpu_model (self , val ):
765
770
self .__ctl_w_1_arg (uc .UC_CTL_CPU_MODEL , val , ctypes .c_int )
766
771
767
- def ctl_remove_cache (self , addr ):
768
- self .__ctl_w_1_arg (uc .UC_CTL_TB_REMOVE_CACHE , addr , ctypes .c_uint64 )
772
+ def ctl_remove_cache (self , addr , end ):
773
+ self .__ctl_w_2_arg (uc .UC_CTL_TB_REMOVE_CACHE , addr , end , ctypes . c_uint64 , ctypes .c_uint64 )
769
774
770
775
def ctl_request_cache (self , addr ):
771
776
return self .__ctl_rw_1_1_arg (uc .UC_CTL_TB_REQUEST_CACHE , addr , ctypes .c_uint64 , uc_tb )
0 commit comments