File tree 7 files changed +112
-7
lines changed
dotnet/UnicornEngine/Const
java/src/main/java/unicorn
ruby/unicorn_gem/lib/unicorn_engine
7 files changed +112
-7
lines changed Original file line number Diff line number Diff line change @@ -41,5 +41,20 @@ module M68k =
41
41
let UC_M68K_REG_D7 = 16
42
42
let UC_M68K_REG_SR = 17
43
43
let UC_M68K_REG_PC = 18
44
- let UC_M68K_REG_ENDING = 19
44
+ let UC_M68K_REG_CR_SFC = 19
45
+ let UC_M68K_REG_CR_DFC = 20
46
+ let UC_M68K_REG_CR_VBR = 21
47
+ let UC_M68K_REG_CR_CACR = 22
48
+ let UC_M68K_REG_CR_TC = 23
49
+ let UC_M68K_REG_CR_MMUSR = 24
50
+ let UC_M68K_REG_CR_SRP = 25
51
+ let UC_M68K_REG_CR_USP = 26
52
+ let UC_M68K_REG_CR_MSP = 27
53
+ let UC_M68K_REG_CR_ISP = 28
54
+ let UC_M68K_REG_CR_URP = 29
55
+ let UC_M68K_REG_CR_ITT0 = 30
56
+ let UC_M68K_REG_CR_ITT1 = 31
57
+ let UC_M68K_REG_CR_DTT0 = 32
58
+ let UC_M68K_REG_CR_DTT1 = 33
59
+ let UC_M68K_REG_ENDING = 34
45
60
Original file line number Diff line number Diff line change @@ -36,5 +36,20 @@ const (
36
36
M68K_REG_D7 = 16
37
37
M68K_REG_SR = 17
38
38
M68K_REG_PC = 18
39
- M68K_REG_ENDING = 19
39
+ M68K_REG_CR_SFC = 19
40
+ M68K_REG_CR_DFC = 20
41
+ M68K_REG_CR_VBR = 21
42
+ M68K_REG_CR_CACR = 22
43
+ M68K_REG_CR_TC = 23
44
+ M68K_REG_CR_MMUSR = 24
45
+ M68K_REG_CR_SRP = 25
46
+ M68K_REG_CR_USP = 26
47
+ M68K_REG_CR_MSP = 27
48
+ M68K_REG_CR_ISP = 28
49
+ M68K_REG_CR_URP = 29
50
+ M68K_REG_CR_ITT0 = 30
51
+ M68K_REG_CR_ITT1 = 31
52
+ M68K_REG_CR_DTT0 = 32
53
+ M68K_REG_CR_DTT1 = 33
54
+ M68K_REG_ENDING = 34
40
55
)
Original file line number Diff line number Diff line change @@ -38,6 +38,21 @@ public interface M68kConst {
38
38
public static final int UC_M68K_REG_D7 = 16 ;
39
39
public static final int UC_M68K_REG_SR = 17 ;
40
40
public static final int UC_M68K_REG_PC = 18 ;
41
- public static final int UC_M68K_REG_ENDING = 19 ;
41
+ public static final int UC_M68K_REG_CR_SFC = 19 ;
42
+ public static final int UC_M68K_REG_CR_DFC = 20 ;
43
+ public static final int UC_M68K_REG_CR_VBR = 21 ;
44
+ public static final int UC_M68K_REG_CR_CACR = 22 ;
45
+ public static final int UC_M68K_REG_CR_TC = 23 ;
46
+ public static final int UC_M68K_REG_CR_MMUSR = 24 ;
47
+ public static final int UC_M68K_REG_CR_SRP = 25 ;
48
+ public static final int UC_M68K_REG_CR_USP = 26 ;
49
+ public static final int UC_M68K_REG_CR_MSP = 27 ;
50
+ public static final int UC_M68K_REG_CR_ISP = 28 ;
51
+ public static final int UC_M68K_REG_CR_URP = 29 ;
52
+ public static final int UC_M68K_REG_CR_ITT0 = 30 ;
53
+ public static final int UC_M68K_REG_CR_ITT1 = 31 ;
54
+ public static final int UC_M68K_REG_CR_DTT0 = 32 ;
55
+ public static final int UC_M68K_REG_CR_DTT1 = 33 ;
56
+ public static final int UC_M68K_REG_ENDING = 34 ;
42
57
43
58
}
Original file line number Diff line number Diff line change @@ -39,7 +39,22 @@ interface
39
39
UC_M68K_REG_D7 = 16 ;
40
40
UC_M68K_REG_SR = 17 ;
41
41
UC_M68K_REG_PC = 18 ;
42
- UC_M68K_REG_ENDING = 19 ;
42
+ UC_M68K_REG_CR_SFC = 19 ;
43
+ UC_M68K_REG_CR_DFC = 20 ;
44
+ UC_M68K_REG_CR_VBR = 21 ;
45
+ UC_M68K_REG_CR_CACR = 22 ;
46
+ UC_M68K_REG_CR_TC = 23 ;
47
+ UC_M68K_REG_CR_MMUSR = 24 ;
48
+ UC_M68K_REG_CR_SRP = 25 ;
49
+ UC_M68K_REG_CR_USP = 26 ;
50
+ UC_M68K_REG_CR_MSP = 27 ;
51
+ UC_M68K_REG_CR_ISP = 28 ;
52
+ UC_M68K_REG_CR_URP = 29 ;
53
+ UC_M68K_REG_CR_ITT0 = 30 ;
54
+ UC_M68K_REG_CR_ITT1 = 31 ;
55
+ UC_M68K_REG_CR_DTT0 = 32 ;
56
+ UC_M68K_REG_CR_DTT1 = 33 ;
57
+ UC_M68K_REG_ENDING = 34 ;
43
58
44
59
implementation
45
60
end .
Original file line number Diff line number Diff line change 34
34
UC_M68K_REG_D7 = 16
35
35
UC_M68K_REG_SR = 17
36
36
UC_M68K_REG_PC = 18
37
- UC_M68K_REG_ENDING = 19
37
+ UC_M68K_REG_CR_SFC = 19
38
+ UC_M68K_REG_CR_DFC = 20
39
+ UC_M68K_REG_CR_VBR = 21
40
+ UC_M68K_REG_CR_CACR = 22
41
+ UC_M68K_REG_CR_TC = 23
42
+ UC_M68K_REG_CR_MMUSR = 24
43
+ UC_M68K_REG_CR_SRP = 25
44
+ UC_M68K_REG_CR_USP = 26
45
+ UC_M68K_REG_CR_MSP = 27
46
+ UC_M68K_REG_CR_ISP = 28
47
+ UC_M68K_REG_CR_URP = 29
48
+ UC_M68K_REG_CR_ITT0 = 30
49
+ UC_M68K_REG_CR_ITT1 = 31
50
+ UC_M68K_REG_CR_DTT0 = 32
51
+ UC_M68K_REG_CR_DTT1 = 33
52
+ UC_M68K_REG_ENDING = 34
Original file line number Diff line number Diff line change @@ -36,5 +36,20 @@ module UnicornEngine
36
36
UC_M68K_REG_D7 = 16
37
37
UC_M68K_REG_SR = 17
38
38
UC_M68K_REG_PC = 18
39
- UC_M68K_REG_ENDING = 19
39
+ UC_M68K_REG_CR_SFC = 19
40
+ UC_M68K_REG_CR_DFC = 20
41
+ UC_M68K_REG_CR_VBR = 21
42
+ UC_M68K_REG_CR_CACR = 22
43
+ UC_M68K_REG_CR_TC = 23
44
+ UC_M68K_REG_CR_MMUSR = 24
45
+ UC_M68K_REG_CR_SRP = 25
46
+ UC_M68K_REG_CR_USP = 26
47
+ UC_M68K_REG_CR_MSP = 27
48
+ UC_M68K_REG_CR_ISP = 28
49
+ UC_M68K_REG_CR_URP = 29
50
+ UC_M68K_REG_CR_ITT0 = 30
51
+ UC_M68K_REG_CR_ITT1 = 31
52
+ UC_M68K_REG_CR_DTT0 = 32
53
+ UC_M68K_REG_CR_DTT1 = 33
54
+ UC_M68K_REG_ENDING = 34
40
55
end
Original file line number Diff line number Diff line change @@ -36,6 +36,21 @@ pub const m68kConst = enum(c_int) {
36
36
M68K_REG_D7 = 16 ,
37
37
M68K_REG_SR = 17 ,
38
38
M68K_REG_PC = 18 ,
39
- M68K_REG_ENDING = 19 ,
39
+ M68K_REG_CR_SFC = 19 ,
40
+ M68K_REG_CR_DFC = 20 ,
41
+ M68K_REG_CR_VBR = 21 ,
42
+ M68K_REG_CR_CACR = 22 ,
43
+ M68K_REG_CR_TC = 23 ,
44
+ M68K_REG_CR_MMUSR = 24 ,
45
+ M68K_REG_CR_SRP = 25 ,
46
+ M68K_REG_CR_USP = 26 ,
47
+ M68K_REG_CR_MSP = 27 ,
48
+ M68K_REG_CR_ISP = 28 ,
49
+ M68K_REG_CR_URP = 29 ,
50
+ M68K_REG_CR_ITT0 = 30 ,
51
+ M68K_REG_CR_ITT1 = 31 ,
52
+ M68K_REG_CR_DTT0 = 32 ,
53
+ M68K_REG_CR_DTT1 = 33 ,
54
+ M68K_REG_ENDING = 34 ,
40
55
41
56
};
You can’t perform that action at this time.
0 commit comments