File tree 17 files changed +17
-0
lines changed
17 files changed +17
-0
lines changed Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_aarch64
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_aarch64
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_aarch64
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_aarch64
1293
1294
#define cpu_aarch64_init cpu_aarch64_init_aarch64
1294
1295
#define arm_cpu_exec_interrupt arm_cpu_exec_interrupt_aarch64
1295
1296
#define arm_cpu_update_virq arm_cpu_update_virq_aarch64
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_arm
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_arm
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_arm
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_arm
1293
1294
#define arm_cpu_exec_interrupt arm_cpu_exec_interrupt_arm
1294
1295
#define arm_cpu_update_virq arm_cpu_update_virq_arm
1295
1296
#define arm_cpu_update_vfiq arm_cpu_update_vfiq_arm
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_m68k
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_m68k
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_m68k
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_m68k
1293
1294
#define cpu_m68k_init cpu_m68k_init_m68k
1294
1295
#define helper_reds32 helper_reds32_m68k
1295
1296
#define helper_redf32 helper_redf32_m68k
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_mips
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_mips
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_mips
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_mips
1293
1294
#define helper_mfc0_mvpcontrol helper_mfc0_mvpcontrol_mips
1294
1295
#define helper_mfc0_mvpconf0 helper_mfc0_mvpconf0_mips
1295
1296
#define helper_mfc0_mvpconf1 helper_mfc0_mvpconf1_mips
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_mips64
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_mips64
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_mips64
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_mips64
1293
1294
#define helper_mfc0_mvpcontrol helper_mfc0_mvpcontrol_mips64
1294
1295
#define helper_mfc0_mvpconf0 helper_mfc0_mvpconf0_mips64
1295
1296
#define helper_mfc0_mvpconf1 helper_mfc0_mvpconf1_mips64
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_mips64el
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_mips64el
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_mips64el
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_mips64el
1293
1294
#define helper_mfc0_mvpcontrol helper_mfc0_mvpcontrol_mips64el
1294
1295
#define helper_mfc0_mvpconf0 helper_mfc0_mvpconf0_mips64el
1295
1296
#define helper_mfc0_mvpconf1 helper_mfc0_mvpconf1_mips64el
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_mipsel
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_mipsel
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_mipsel
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_mipsel
1293
1294
#define helper_mfc0_mvpcontrol helper_mfc0_mvpcontrol_mipsel
1294
1295
#define helper_mfc0_mvpconf0 helper_mfc0_mvpconf0_mipsel
1295
1296
#define helper_mfc0_mvpconf1 helper_mfc0_mvpconf1_mipsel
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_ppc
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_ppc
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_ppc
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_ppc
1293
1294
#define ppc_cpu_unrealize ppc_cpu_unrealize_ppc
1294
1295
#define ppc_cpu_instance_finalize ppc_cpu_instance_finalize_ppc
1295
1296
#define ppc_cpu_do_interrupt ppc_cpu_do_interrupt_ppc
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_ppc64
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_ppc64
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_ppc64
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_ppc64
1293
1294
#define ppc_cpu_unrealize ppc_cpu_unrealize_ppc64
1294
1295
#define ppc_cpu_instance_finalize ppc_cpu_instance_finalize_ppc64
1295
1296
#define ppc_cpu_do_interrupt ppc_cpu_do_interrupt_ppc64
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_riscv32
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_riscv32
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_riscv32
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_riscv32
1293
1294
#define riscv_cpu_mmu_index riscv_cpu_mmu_index_riscv32
1294
1295
#define riscv_cpu_exec_interrupt riscv_cpu_exec_interrupt_riscv32
1295
1296
#define riscv_cpu_fp_enabled riscv_cpu_fp_enabled_riscv32
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_riscv64
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_riscv64
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_riscv64
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_riscv64
1293
1294
#define riscv_cpu_mmu_index riscv_cpu_mmu_index_riscv64
1294
1295
#define riscv_cpu_exec_interrupt riscv_cpu_exec_interrupt_riscv64
1295
1296
#define riscv_cpu_fp_enabled riscv_cpu_fp_enabled_riscv64
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_s390x
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_s390x
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_s390x
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_s390x
1293
1294
#define helper_uc_s390x_exit helper_uc_s390x_exit_s390x
1294
1295
#define tcg_s390_tod_updated tcg_s390_tod_updated_s390x
1295
1296
#define tcg_s390_program_interrupt tcg_s390_program_interrupt_s390x
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_sparc
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_sparc
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_sparc
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_sparc
1293
1294
#define helper_compute_psr helper_compute_psr_sparc
1294
1295
#define helper_compute_C_icc helper_compute_C_icc_sparc
1295
1296
#define cpu_sparc_set_id cpu_sparc_set_id_sparc
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_sparc64
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_sparc64
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_sparc64
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_sparc64
1293
1294
#define helper_compute_psr helper_compute_psr_sparc64
1294
1295
#define helper_compute_C_icc helper_compute_C_icc_sparc64
1295
1296
#define cpu_sparc_set_id cpu_sparc_set_id_sparc64
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_tricore
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_tricore
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_tricore
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_tricore
1293
1294
#define helper_fadd helper_fadd_tricore
1294
1295
#define helper_fsub helper_fsub_tricore
1295
1296
#define helper_fmul helper_fmul_tricore
Original file line number Diff line number Diff line change 1290
1290
#define gen_helper_cpsr_read gen_helper_cpsr_read_x86_64
1291
1291
#define gen_helper_cpsr_write gen_helper_cpsr_write_x86_64
1292
1292
#define tlb_reset_dirty_by_vaddr tlb_reset_dirty_by_vaddr_x86_64
1293
+ #define helper_stqcx_le_parallel helper_stqcx_le_parallel_x86_64
1293
1294
#define cpu_get_tsc cpu_get_tsc_x86_64
1294
1295
#define x86_cpu_get_memory_mapping x86_cpu_get_memory_mapping_x86_64
1295
1296
#define cpu_x86_update_dr7 cpu_x86_update_dr7_x86_64
Original file line number Diff line number Diff line change @@ -1290,6 +1290,7 @@ gen_helper_vfp_set_fpscr \
1290
1290
gen_helper_cpsr_read \
1291
1291
gen_helper_cpsr_write \
1292
1292
tlb_reset_dirty_by_vaddr \
1293
+ helper_stqcx_le_parallel \
1293
1294
"
1294
1295
1295
1296
x86_64_SYMBOLS="
You can’t perform that action at this time.
0 commit comments